

100

FIG. 1







FIG. 2



300

FIG. 3





F/G.5

Edge Detection - CLOCK channel




FIG. 6

The diagram illustrates the timing relationship between input samples, logic clock, derived clock, and sample point offsets for two LCO channels. The top section, labeled 'LCO 1', shows input samples 0 through 15. The bottom section, labeled 'LCO 2', shows input samples 0 through 15. Both sections include a 'LOGIC CLOCK' and a 'DERIVED CLOCK' signal. The 'SAMPLE POINT OFFSET' is indicated by arrows pointing to the sample points on the derived clock signal. The 'EDGE RESOLUTION' is indicated by an arrow pointing to the derived clock signal. The 'CLOCK' signal is shown at the bottom of the diagram.

FIG. 7



[illegible]

FIG. 8

Sample Point Detection - all channels



Sample point is 100 ps before clock edge
(sample point bin = clock edge bin - 0001 0000)

FIG. 10